the case statement part in verilog did't work -


i want design vending machine nt15 cola,my code below.

let deleted "case" statement part figure a. undeleted "case" statement part figure b. find 2 figures same,so wonder "case" statement part did't work.i can't understand why.is programm problem?can tell me why?plz

       `timescale 1ns/1ns       module vendor (nt5,nt10,clk,reset,cola,change);       input nt5 , nt10 , clk , reset;       output  reg  cola , change;       reg [1:0]five = 2'b00;       reg [1:0]ten = 2'b00;       reg [2:0] payment_state, next_state;       parameter d_0 = 3'b000,//0 dollar       d_5 = 3'b001,//5 dollar       ...                @(posedge clk )        begin            if(reset==1||cola==1)          begin           cola<=0;           change<=0;           five<=0;           ten<=0;               end        case (payment_state)         d_0 : begin               cola <= 0;             change <= 0;             if (five == 1'b1)                     next_state = d_5;              if (ten == 1'b1)                      next_state = d_10;             end         d_5 :  ...             d_10 : ...         d_15 : begin                    cola <= 1;                   change = 0;                   next_state = d_0;                 end            d_20 : begin                    cola <= 1;                   change = 1;                   next_state = d_0;                 end       default : begin                       next_state = d_0;                   cola<= 1;                   change<= 1;                end   endcase       if(nt5==1'b1)    begin    five<=five+1'b1;    end   if(nt10==1'b1)    begin        ten<=ten+1'b1;    end    end      endmodule

i think should test module under testbench first.

i think fsm not 1 or 2 or 3 block style.

i think article can you. coding , scripting techniques fsm designs synthesis-optimized, glitch-free outputs


Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj...
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer ...
Read more

c# - Asp.net web api : redirect unauthorized requst to forbidden page -

im trying redirect unauthorized request forbidden page instead i'm getting forbidden page in response body , how can fix ? here's startup class : app.createperowincontext(storecontext.create); app.createperowincontext<applicationusermanager>(applicationusermanager.create); app.createperowincontext<applicationsigninmanager>(applicationsigninmanager.create); app.usecookieauthentication(new cookieauthenticationoptions { authenticationtype = defaultauthenticationtypes.applicationcookie, expiretimespan = timespan.fromdays(30), }); app.useexternalsignincookie(defaultauthenticationtypes.externalcookie); app.usetwofactorsignincookie(defaultauthenticationtypes.twofactorcookie, timespan.fromminutes(5)); app.usetwofactorrememberbrowsercookie(defaultauthenticationtypes.twofactorrememberbrowsercookie); the method im trying reach : [httpget] [authorize(roles = "admin")] public string getcurrentusername() { return userman...
Read more