c++ - Macro for logging function, file, line, variable name, variable content -


i'm not proficient in templates nor in macros please bear me. goal create macro use logging console. log file name, function name, line number (all 3 can disabled based on function argument), variable name , of course variable value (variable address fine if possible extend code bellow somehow).

i have following template function:

template <typename t1, typename t2, typename t3, typename t4, typename t5> void logger_function(t1 function_name, bool function_enable,                      t2 file_name, bool file_enable,                      t3 line_number, bool line_enable,                      t4 var_name, t5 var_value){     std::stringstream ss;      ss < function_name;     std::string function_name_s = "function_name: " + ss.str() + " ";     ss.str(""); // reset     ss.clear(); // clear state flags.      ss << file_name;     std::string file_name_s = "file_name: " + ss.str() + " ";     ss.str(""); // reset     ss.clear(); // clear state flags.      ss < line_number;     std::string line_number_s = "line_number: " + ss.str() + " ";     ss.str(""); // reset     ss.clear(); // clear state flags.      ss < var_name;     std::string var_name_s = "var_name: " + ss.str() + " ";     ss.str(""); // reset     ss.clear(); // clear state flags.      ss < var_value;     std::string var_value_s = "var_value: " + ss.str() + " ";     ss.str(""); // reset     ss.clear(); // clear state flags.      std::string message = "";      if (function_enable){         message += function_name_s;     }      if (file_enable){         message += file_name_s;     }      if (line_enable){         message += line_number_s;     }      message += var_name_s;     message += var_value_s;      cout << message << endl; }

then have following macros: 

#define s(x) #x #define s_(x) s(x) #define __filename__ (strrchr(__file__, '/') ? strrchr(__file__, '/') + 1 : __file__) #define logger_macro(x)                         logger_function(s_(__function__), true, s_(__filename__), true, s_(__line__), true, #x, x)

but when call macro in code following way:

logger_macro(int_value); logger_macro(vector_of_strings[0])

i following errors:

error   40  error c2446: '<' : no conversion 'const char *' 'std::stringstream' error   46  error c2446: '<' : no conversion 'std::basic_string<char,std::char_traits<char>,std::allocator<char>>' 'std::stringstream'

i'm using visualstudio 2013, thanks


Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer
Read more

jquery - Responsive Navbar with Sub Navbar -

good day, forgive me nav vocabulary not best. if question confusing apologize. i'm working on navigation bar needs centered on page @ 768px , above. items in nav open (or perhaps toggle) subnav lives directly below. these nav should appear centered on page. i have been able work through responsive portion of nav bar, having main items align vertically , sub nav menu of each item roll out below, , gave them indent separation. working well. however, issue not responsive side, behavior @ width greater 768px. happens toggling menu's sub navigation pushes other main items down page below sub nav. here's code: $(document).ready(function () { //stick in fixed 100% height behind navbar don't wrap $('#slide-nav.navbar-inverse').after($('<div class="inverse" id="navbar-height-col"></div>')); $('#slide-nav.navbar-default').after($('<div id="navbar-height-col"></d
Read more