assembly - Segmentation Fault on store with nasm and no stdlib -


i'm building benchmark in assembly , compile nasm. wanto reduce instruction overhead as can followed article manage goal. followed until half of tutorial.

the problem can't find way store values: compilation terminates (compiled nasm test.asm -o test && chmod +x ./test), while executing store ( mov dword [count], eax ) obtain segmentation fault. can't find what's wrong code. here is:

bits 32 org     0x08048000 ehdr:                                       ; elf32_ehdr     db      0x7f, "elf", 1, 1, 1, 0         ;   e_ident     times 8 db      0     dw      2                               ;   e_type     dw      3                               ;   e_machine     dd      1                               ;   e_version     dd      _start                          ;   e_entry     dd      phdr - $$                       ;   e_phoff     dd      0                               ;   e_shoff     dd      0                               ;   e_flags     dw      ehdrsize                        ;   e_ehsize     dw      phdrsize                        ;   e_phentsize     dw      1                               ;   e_phnum     dw      0                               ;   e_shentsize     dw      0                               ;   e_shnum     dw      0                               ;   e_shstrndx  ehdrsize      equ     $ - ehdr  phdr:                                       ; elf32_phdr     dd      1                               ;   p_type     dd      0                               ;   p_offset     dd      $$                              ;   p_vaddr     dd      $$                              ;   p_paddr     dd      filesize                        ;   p_filesz     dd      filesize                        ;   p_memsz     dd      5                               ;   p_flags     dd      0x1000                          ;   p_align  phdrsize      equ     $ - phdr  _start:      mov eax, dword [count]                  ;load     inc eax                                 ;increment     mov dword [count], eax                 ;store     mov     eax,1                           ;set exit syscall     int     0x80  count   dd    0 ; want load, increment , store count  filesize      equ     $ - $$

how can store values correctly?


Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer
Read more

jquery - Responsive Navbar with Sub Navbar -

good day, forgive me nav vocabulary not best. if question confusing apologize. i'm working on navigation bar needs centered on page @ 768px , above. items in nav open (or perhaps toggle) subnav lives directly below. these nav should appear centered on page. i have been able work through responsive portion of nav bar, having main items align vertically , sub nav menu of each item roll out below, , gave them indent separation. working well. however, issue not responsive side, behavior @ width greater 768px. happens toggling menu's sub navigation pushes other main items down page below sub nav. here's code: $(document).ready(function () { //stick in fixed 100% height behind navbar don't wrap $('#slide-nav.navbar-inverse').after($('<div class="inverse" id="navbar-height-col"></div>')); $('#slide-nav.navbar-default').after($('<div id="navbar-height-col"></d
Read more