c - Reading multiple values from formatted string using sscanf -


i'm trying extract 2 values string. first 8 digit hexadecimal value, , second unsigned 1-4 digit value. values should preceded command tells program values, in case "read". examples of format:

"read 0x1234abcd 2000" "read 0x00000001 10"

i want both extract 2 values , confirm format, , have following lines of code:

uint addr; uint len;  int n = sscanf(str, "read 0x%x[0-9a-fa-f]{8} %u[0-9]{1,4}", &addr, &len);  if (n != 2){     // wrong format... }

the hex-value read correctly, second value not , n 1. doing wrong?

what doing wrong?

input:  "read 0x1234abcd 2000" format: "read 0x%x[0-9a-fa-f]{8} %u[0-9]{1,4}"

input "read 0x" matches format "read 0x". far.

input "1234abcd" matches format "%x". far. +1 return value.

input " " not match format "[". scanning stops. sscanf() returns 1.

alternatives, read 2nd value decimal value.

const char *f1 = "read 0x%x %u"; const char *f2 = "read 0x%x%u";   // space not need, yet looks const char *f3 = "read %x%u";     // read addr hex, with/without 0x const char *f4 = "read %x %u"; const char *f5 = "read%x%u";  unsigned addr; unsigned len; int n = sscanf(str, fn, &addr, &len);  // select format above

the above code not fail

"read 0x0x123 +1234" "read 0x123 456 xyz" "read 0x123 12345" "read 0x+123 -123"

should op want more error checking. 8 limits text input addr 8 non-white-space characters. sentinel detects tailing non-white-space garbage.

unsigned addr; unsigned len; char sentinel; int n = sscanf(str, "read 0x%8x %4u %c", &addr, &len, &sentinel); if (n != 2){   // wrong format... }

the above fail 

"read 0x123 456 xyz"

what closest op original code obliges more work. use "%[...]" test allowable scan set.

#define f_rd    "read" #define f_sp    "%*[ ]" #define f_addr  "0x%8[0-9a-fa-f]" #define f_len   "%4[0-9]" #define f_sen   " %c" char addr_s[8+1]; char len_s[4+1]; char sentinel; int n = sscanf(str, f_rd f_sp f_addr f_sp f_len f_sen, addr_s, len_s, &sentinel); if (n == 2){   // success   unsigned long addr = strtoul(addr_s, (char **)null, 16);   unsigned len = strtoul(len_s, (char **)null, 10);   ... }

i see no line of input code not fail/pass op might desire, except allow x or x.


Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer
Read more

jquery - Responsive Navbar with Sub Navbar -

good day, forgive me nav vocabulary not best. if question confusing apologize. i'm working on navigation bar needs centered on page @ 768px , above. items in nav open (or perhaps toggle) subnav lives directly below. these nav should appear centered on page. i have been able work through responsive portion of nav bar, having main items align vertically , sub nav menu of each item roll out below, , gave them indent separation. working well. however, issue not responsive side, behavior @ width greater 768px. happens toggling menu's sub navigation pushes other main items down page below sub nav. here's code: $(document).ready(function () { //stick in fixed 100% height behind navbar don't wrap $('#slide-nav.navbar-inverse').after($('<div class="inverse" id="navbar-height-col"></div>')); $('#slide-nav.navbar-default').after($('<div id="navbar-height-col"></d
Read more