r - Reactive dataframe with sortable columns order -


in shiny app, user can choose dataset, 1 displayed , user can sort order of columns (thanks shinyjqui):

library(shiny) library(shinyjqui) library(googlevis)  ui <- shinyui(fluidpage(   sidebarlayout(     sidebarpanel(       selectinput("dataset", "select dataset",                    choices = c("iris", "mtcars")),        uioutput("sortable")     ),     #     mainpanel(       htmloutput("gvtable")     )   ) ))  server <- shinyserver(function(input, output) {    dat <- reactive({     switch(input$dataset,             iris = iris,             mtcars = mtcars)   })    output$sortable <- renderui({     jqui_sortabled(       do.call(function(...) tags$ul(id="list", ...),                lapply(colnames(dat()), function(col) tags$li(col)))      )   })    output$gvtable <- rendergvis({     validate(need(input$list_order, message=false))     if(all(input$list_order[["html"]] %in% names(dat()))){       colorder <- input$list_order[["html"]]     }else{       colorder <- names(dat())     }     gvistable(dat()[, colorder],                options = list(                 gvis.editor="edit me!",                  page="enable")     )   })  })  runapp(list(ui=ui, server=server))

this works fine when run app: iris dataset displayed , can play columns order (the list of columns in sidebar sortable):

enter image description here

but when choose other dataset, list of columns not sortable. why , how fix that?

this works using different id sortable list:

  randomid <- eventreactive(dat(), {     paste0("list", rpois(1, 1000))   })    output$sortable <- renderui({     jqui_sortabled(       do.call(function(...) tags$ul(id=randomid(), ...),                lapply(colnames(dat()), function(col) tags$li(col)))      )   })    output$gvtable <- rendergvis({     validate(need(input[[paste0(randomid(), "_order")]], message=false))     columns <- input[[paste0(randomid(), "_order")]][["html"]]     if(all(columns %in% names(dat()))){       colorder <- columns     }else{       colorder <- names(dat())     }     gvistable(dat()[, colorder],                options = list(                 gvis.editor="edit me!",                  page="enable")     )   })

Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj...
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer ...
Read more

c# - Asp.net web api : redirect unauthorized requst to forbidden page -

im trying redirect unauthorized request forbidden page instead i'm getting forbidden page in response body , how can fix ? here's startup class : app.createperowincontext(storecontext.create); app.createperowincontext<applicationusermanager>(applicationusermanager.create); app.createperowincontext<applicationsigninmanager>(applicationsigninmanager.create); app.usecookieauthentication(new cookieauthenticationoptions { authenticationtype = defaultauthenticationtypes.applicationcookie, expiretimespan = timespan.fromdays(30), }); app.useexternalsignincookie(defaultauthenticationtypes.externalcookie); app.usetwofactorsignincookie(defaultauthenticationtypes.twofactorcookie, timespan.fromminutes(5)); app.usetwofactorrememberbrowsercookie(defaultauthenticationtypes.twofactorrememberbrowsercookie); the method im trying reach : [httpget] [authorize(roles = "admin")] public string getcurrentusername() { return userman...
Read more