python - Merge Pandas Dataframe on a column with structured data -


scenario: following previous question on how read excel file serve dataframe (how read excel file directly server python), trying merge contexts of multiple dataframes (which contain data excel worksheets).

issue: after searching similar issues here in so, still not able solve problem.

format of data (each sheet read dataframe):

sheet 1 (db1) name       cusip       date       price            xxx     01/01/2001     100  b          aaa     02/05/2005      90  c          zzz     03/07/2006      95  sheet2 (db2) ident      cusip       value      class   123        xxx          0.5        aa  444        aaa          1.3        ab  555        zzz          2,8        ac

wanted output (fnl):

name       cusip       date       price       ident       value      class           xxx     01/01/2001     100         123          0.5        aa  b          aaa     02/05/2005      90         444          1.3        ab  c          zzz     03/07/2006      95         555          2.8        ac

what tried: trying use merge function match each dataframe, getting error on "how" part.

fnl = db1  fnl = fnl.merge(db2, how='outer', on=['cusip'])  fnl = fnl.merge(db3, how='outer', on=['cusip'])  fnl = fnl.merge(bte, how='outer', on=['cusip'])

i tried concatenate, list of dataframes, instead of single output.

wsframes = [db1 ,db2, db3]  fnl = pd.concat(wsframes, axis=1)

question: proper way operation?

it seems need:

from functools import reduce #many dataframes dfs = [df1,df2] df = reduce(lambda x, y: x.merge(y, on='cusip', how='outer'), dfs) print (df)   name cusip        date  price  ident value class 0      xxx  01/01/2001    100    123   0.5    aa 1    b   aaa  02/05/2005     90    444   1.3    ab 2    c   zzz  03/07/2006     95    555   2,8    ac

but columns in each dataframe has different (no matched columns (cusip here)), else _x , _y suffixes:

dfs = [df1,df1, df2] df = reduce(lambda x, y: x.merge(y, on='cusip', how='outer'), dfs) print (df)   name_x cusip      date_x  price_x name_y      date_y  price_y  ident value  \ 0        xxx  01/01/2001      100       01/01/2001      100    123   0.5    1      b   aaa  02/05/2005       90      b  02/05/2005       90    444   1.3    2      c   zzz  03/07/2006       95      c  03/07/2006       95    555   2,8       class   0    aa   1    ab   2    ac

Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj...
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer ...
Read more

c# - Asp.net web api : redirect unauthorized requst to forbidden page -

im trying redirect unauthorized request forbidden page instead i'm getting forbidden page in response body , how can fix ? here's startup class : app.createperowincontext(storecontext.create); app.createperowincontext<applicationusermanager>(applicationusermanager.create); app.createperowincontext<applicationsigninmanager>(applicationsigninmanager.create); app.usecookieauthentication(new cookieauthenticationoptions { authenticationtype = defaultauthenticationtypes.applicationcookie, expiretimespan = timespan.fromdays(30), }); app.useexternalsignincookie(defaultauthenticationtypes.externalcookie); app.usetwofactorsignincookie(defaultauthenticationtypes.twofactorcookie, timespan.fromminutes(5)); app.usetwofactorrememberbrowsercookie(defaultauthenticationtypes.twofactorrememberbrowsercookie); the method im trying reach : [httpget] [authorize(roles = "admin")] public string getcurrentusername() { return userman...
Read more