python - Intersection of two sorted Linked lists in python3? -


my code unable 2 print out new list intersection of 2 sorted linked list.its not able access list inside function. please point out mistake in code. there no indentation problem in code , algorithm seems fine.

class node(object):      def __init__(self,data):         self.data = data         self.next = none  class linked(object):      def __init__(self):         self.head = none      def push(self,n):         new_node = node(n)         new_node.next = self.head         self.head = new_node      def print_list(self):         current = self.head         while current:             print(current.data)             current = current.next      def intersect(self,l1,l2):         l1 = l1.head         l2 = l2.head         dummy = cur = node(0)         while l1 , l2:             if l2.data>l1.data:                 l1=l1.next             elif l1.data>l2.data:                 l2=l2.next             else:                 cur.next = l1 or l2                 l1 = l1.next                 l2 = l2.next             cur = cur.next         return dummy.next llist = linked() llist1 = linked() llist.push(6) llist.push(4) llist.push(3) llist.push(2) llist.push(1) llist1.push(8) llist1.push(6) llist1.push(4) llist1.push(2) l = linked() print(l.intersect(llist,llist1).data)

here traceback:

 traceback (most recent call last):   file "c:/users/omsai/desktop/intersection.py", line 48, in <module>     print(l.intersect(llist,llist1).data)   file "c:/users/omsai/desktop/intersection.py", line 26, in intersect     if l2.data>l1.data: attributeerror: 'linked' object has no attribute 'data'

you're calling linked.intersect 2 instances of linked, doesn't have data member. need actual nodes out in intersect method:

def intersect(self,l1,l2):     l1 = l1.head     l2 = l2.head     dummy = cur = node(0)     # ...

you don't need call intersect 2 arguments; enough intersect 1 list against another:

def intersect(self, olinked):     thisone = self.head     otherone = olinked.head     retval = linked()     while thisone , otherone:         if otherone.data > thisone.data:             thisone = thisone.next         elif thisone.data > otherone.data:             otherone = otherone.next         else:  # thisone.data == otherone.data             retval.push(otherone.data)             thisone = thisone.next             otherone = otherone.next     return retval  # ...  llist.intersect(llist1).print_list()

Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj...
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer ...
Read more

c# - Asp.net web api : redirect unauthorized requst to forbidden page -

im trying redirect unauthorized request forbidden page instead i'm getting forbidden page in response body , how can fix ? here's startup class : app.createperowincontext(storecontext.create); app.createperowincontext<applicationusermanager>(applicationusermanager.create); app.createperowincontext<applicationsigninmanager>(applicationsigninmanager.create); app.usecookieauthentication(new cookieauthenticationoptions { authenticationtype = defaultauthenticationtypes.applicationcookie, expiretimespan = timespan.fromdays(30), }); app.useexternalsignincookie(defaultauthenticationtypes.externalcookie); app.usetwofactorsignincookie(defaultauthenticationtypes.twofactorcookie, timespan.fromminutes(5)); app.usetwofactorrememberbrowsercookie(defaultauthenticationtypes.twofactorrememberbrowsercookie); the method im trying reach : [httpget] [authorize(roles = "admin")] public string getcurrentusername() { return userman...
Read more