segmentation fault - rstan causing segfault error -


i have following code in rstan 2.16 running on cluster gcc 6.3.0 compiler, being used in loop different inputs each time. however, in random iteration rstan code causes segfault error.

data{ int<lower=0> n;          //number of points int<lower=1> d;          //dimension int<lower=1> j[n];       //number of observed features each sample int i[d,n];              //observed features matrix[d,n] x; cov_matrix[d] lambda; real<lower=d-1> nu; cov_matrix[d] b; vector[d] m; }  parameters{ vector[d] mu;            //mean cov_matrix[d] sigma;   //covariance }   model{ //prior sigma ~ inv_wishart(nu,lambda); mu ~ multi_normal(m,b); //likelihood (i in 1:n){     x[i[1:j[i],i],i] ~  multi_normal(mu[i[1:j[i],i]],sigma[i[1:j[i],i],i[1:j[i],i]]);     } }

this error:

* caught segfault * address 0x2afb9e459c60, cause 'memory not mapped'

traceback:

1: .external(list(name = "cppmethod__invoke_notvoid", address = , dll = list(name = "rcpp", path = "/scratch/user/siamak/r_libs/rcpp/libs/rcpp.so", dynamiclookup = true, handle = , info = ), numparameters = -1l), , , .pointer)

2: object@.misc$stan_fit_instance$num_pars_unconstrained()

3: .local(object, ...)

4: get_num_upars(object)

5: get_num_upars(object)

6: throw_sampler_warnings(nfits)

7: .local(object, ...)

8: sampling(sm, data, pars, chains, iter, warmup, thin, seed, init, check_data = true, sample_file = sample_file, diagnostic_file = diagnostic_file, verbose = verbose, algorithm = match.arg(algorithm), control = control, check_unknown_args = false, cores = cores, open_progress = open_progress, include = include, ...)

9: sampling(sm, data, pars, chains, iter, warmup, thin, seed, init, check_data = true, sample_file = sample_file, diagnostic_file = diagnostic_file, verbose = verbose, algorithm = match.arg(algorithm), control = control, check_unknown_args = false, cores = cores, open_progress = open_progress, include = include, ...)

10: stan(file = "obc3.stan", data = dat, fit = fit, iter = iter, warmup = warmup, thin = thin, chains = chains)

11: mcmcstan3(xtrain1, priors1, idx_missing1, warmup, iter, thin, chains, fit1)

an irrecoverable exception occurred. r aborting ...

i appreciate help.


Comments

Post a Comment

Popular posts from this blog

Is there a better way to structure post methods in Class Based Views -

i'm using class based views in django , never specify url in ajax calls , omit action parameter in form because know these requests go through post method of class based view. notice view - profile page make many requests depending on user updating on page - post method become convoluted , if/else mess example: def post(self, request, *args, **kwargs): # handle user changing available date if request.post.get('availabledate') != none: self.updateavailabledate(request) return jsonresponse({'result':'success'}) if request.post.get('newprojectname') != none: creative_user = creativeuserprofile.objects.get(id = request.user.id) project = project.create_project(creative_user, request.post['newprojectname']) project.save() return jsonresponse({'projectid': project.id }) if request.post.get('projectimage') != none , request.files['file']: proj...
Read more

performance - Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures? -

i'm doing micro-optimization on performance critical part of code , came across sequence of instructions (in at&t syntax): add %rax, %rbx mov %rdx, %rax mov %rbx, %rdx i thought had use case xchg allow me shave instruction , write: add %rbx, %rax xchg %rax, %rdx however, dimay found agner fog's instruction tables , xchg 3 micro-op instruction 2 cycle latency on sandy bridge, ivy bridge, broadwell, haswell , skylake. 3 whole micro-ops , 2 cycles of latency! 3 micro-ops throws off 4-1-1-1 cadence , 2 cycle latency makes worse original in best case since last 2 instructions in original might execute in parallel. now... cpu might breaking instruction micro-ops equivalent to: mov %rax, %tmp mov %rdx, %rax mov %tmp, %rdx where tmp anonymous internal register , suppose last 2 micro-ops run in parallel latency 2 cycles. given register renaming occurs on these micro-architectures, though, doesn't make sense me done way. why wouldn't register renamer ...
Read more

c# - Asp.net web api : redirect unauthorized requst to forbidden page -

im trying redirect unauthorized request forbidden page instead i'm getting forbidden page in response body , how can fix ? here's startup class : app.createperowincontext(storecontext.create); app.createperowincontext<applicationusermanager>(applicationusermanager.create); app.createperowincontext<applicationsigninmanager>(applicationsigninmanager.create); app.usecookieauthentication(new cookieauthenticationoptions { authenticationtype = defaultauthenticationtypes.applicationcookie, expiretimespan = timespan.fromdays(30), }); app.useexternalsignincookie(defaultauthenticationtypes.externalcookie); app.usetwofactorsignincookie(defaultauthenticationtypes.twofactorcookie, timespan.fromminutes(5)); app.usetwofactorrememberbrowsercookie(defaultauthenticationtypes.twofactorrememberbrowsercookie); the method im trying reach : [httpget] [authorize(roles = "admin")] public string getcurrentusername() { return userman...
Read more